X-1006-1D US PATENT 10/810,034 Conf. No.: 8432

CLAIM LISTING

This listing of claims will replace all prior versions, and listings of claims in the application:

AMENDMENTS TO THE CLAIMS

1. (Currently Amended) A method of propagating signals on interconnect in a programmable logic device, the method comprising:

selecting <u>by a selection device</u> between source signals to drive a shared interconnect portion; and

coordinating latching of the source signals <u>in corresponding capture devices via</u>

<u>a time multiplexing signal generator coupled to the selection device and the capture devices at respective destinations with the selecting.</u>

- 2. (Original) The method of Claim 1, wherein the source signals are provided by a configurable logic block in the programmable logic device.
- 3. (Original) The method of Claim 1, wherein the source signals are provided by configurable logic blocks in the programmable logic device.
- 4. (Currently Amended) The method of Claim 1, wherein the <u>capture devices</u> destinations are provided in a configurable logic block in the programmable logic device.
- 5. (Currently Amended) The method of Claim 1, wherein the <u>capture devices</u> destinations are provided in configurable logic blocks in the programmable logic device.
- 6. (Original) The method of Claim 1, wherein the source signals include non-critical signals.

X-1006-1D US PATENT 10/810,034 Conf. No.: 8432

7. (Original) The method of Claim 1, wherein the source signals include critical signals.

- 8. (New) The system of Claim 1, wherein the capture devices comprise latches.
- (New) The method of Claim 1 further comprising:
 connecting the selecting device to the capture devices using a programmable interconnect point.
- 10. (New) A method of propagating signals in a programmable logic device, the method comprising:

selecting by a selection device between source signals to route signals onto a shared interconnect;

routing signals from the shared interconnect to the capture devices through a first programmable interconnect point; and

controlling by a clock applied to the selection device and capture devices the provision of the source signals through the selection device and the capture devices.

- 11. (New) The system of Claim 10, wherein the capture devices comprise latches.
- 12. (New) The method of Claim 10, wherein additional programmable interconnect points connect the first programmable interconnect point to the capture devices.
- 13. (New) A configured programmable logic device comprising:

a multiplexer which chooses between source signals to drive a shared interconnect;

flip flops which receive the source signals from the shared interconnect; and a clock which is coupled to the multiplexer and flip flops.

X-1006-1D US PATENT 10/810,034 Conf. No.: 8432

14. (New) The method of Claim 13, wherein the multiplexer is connected to the flip flops by a first programmable interconnect point.

15. (New) The method of Claim 14, wherein additional programmable interconnect points connect the first programmable interconnect point to the flip flops.